Hipernetch: High-Performance FPGA Network Switch

نویسندگان

چکیده

We present Hipernetch, a novel FPGA-based design for performing high-bandwidth network switching. FPGAs have recently become more popular in data centers due to their promising capabilities wide range of applications. With the recent surge transceiver bandwidth, they could further benefit implementation and refinement switches used centers. Hipernetch replaces crossbar with “combined parallel round-robin arbiter”. Unlike crossbar, combined arbiter is easy pipeline, does not require centralised iterative scheduling algorithms that try fit too many steps single or few FPGA cycles. The result switch on operating at high frequency low port-to-port latency. Our proposed architecture additionally provides competitive switching performance approaching output-queued switches. implemented designs exhibit throughput exceeds 100 Gbps per port up 16 ports, reaching an aggregate around 1.7 Tbps.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A High-Performance HOG Extractor on FPGA

Pedestrian detection is one of the key problems in emerging selfdriving car industry. And HOG algorithm has proven to provide good accuracy for pedestrian detection. There are plenty of research works have been done in accelerating HOG algorithm on FPGA because of its low-power and high-throughput characteristics. In this paper, we present a high-performance HOG architecture for pedestrian dete...

متن کامل

High-Performance Linear Algebra Processor using FPGA

With recent advances in FPGA (Field Programmable Gate Array) technology it is now feasible to use these devices to build special purpose processors for floating point intensive applications that arise in scientific computing. FPGA provides programmable hardware that can be used to design custom hardware without the high-cost of traditional hardware design. In this talk we discuss two multi-proc...

متن کامل

FPGA-based high performance page layout segmentation

A page layout segmentation algorithm for locating text, background and halftone areas is presented. The algorithm has been implemented on Splash 2 { an FPGA based array processor. The synthesis speed as determined by the Xilinx synthesis tools projects the applications speed of 5 MHz. For documents of size 1,024 1,024 pixels, a signiicant speedup in the range of 250 has been achieved.

متن کامل

High Performance FPGA based Floating Point Arithmetics

We decided to investigate what kind of floating point arithmetic performance it is possible to achieve in a modern FPGA. In order to gain a thorough understanding of the issues involved we decided to try to implement a fast FPU ourselves. We do expect that an expert in the field could come up with a better solution, especially given the limited amount of time available for this project. However...

متن کامل

Multi-FPGA based High Performance LU Decomposition

LU Decomposition is a linear algebra routine that is used to bring down the complexity of solving a system of linear equations with multiple RHS. Its application can be found in computational physics (modeling 2-D structures), image processing, and computational chemistry (design and analysis of molecular structures). This paper investigates the hardware software co-design of large scale block-...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ACM Transactions on Reconfigurable Technology and Systems

سال: 2021

ISSN: ['1936-7414', '1936-7406']

DOI: https://doi.org/10.1145/3477054